Advantages of unified modeling with
VHDL-AMS
 Readable documentation of discontinuous behavior
 Facilitates model exchange
 Facilitates model reuse
 Facilitates tool substitution
 Reduces training cost
 Gives chance for niche products with solutions for partial problems
 Competition will strengthen capabilities of the tools and will
  (hopefully) reduce tool cost
 Modeling concepts have proper semantics