MSR AG VHDL-AMS,
10
/0
7
/00
•
System design requires models for adaptation and simulation
of system + environment
•
Seamless design flow requires modeling language usable on
all simulators to save cost for model development and tool
purchase
System
Environment
Unified modeling
language
Simulator 1
Simulator 2
Simulator 3
Motivation